Intel announced on August 6 that its flagship CPUs, Panther Lake and Clearwater Forest, built on the Intel 18A advanced process nodes have successfully powered on and booted operating systems. Both products are on track to begin production in 2025. Additionally, Intel anticipates that its first external customer will tape out on the Intel 18A process node in H1 2025. Intel has introduced several groundbreaking technologies such as RibbonFET, PowerVia, Foveros Direct 3D, and EMIB. Once a pioneer in the tech industry, Intel has fallen behind its competitors in recent years due to delays in its 14nm and 10nm manufacturing processes. To regain its leadership position, Intel is now focused on achieving its ambitious 5N4Y goals and continuously introducing advanced process nodes such as Intel 7, Intel 4, Intel 3, Intel 20A, and Intel 18A. Notably, Intel 3 and Intel 18A are integral to both Intel’s internal manufacturing operations and foundry manufacturing services. There has been a noticeable increase in customer demand for dual sourcing in advanced wafer manufacturing, reflecting a growing preference among clients to diversify their supply chains and mitigate risks associated with relying on a single supplier. Compared to other companies, Intel's experience in the wafer foundry industry is still relatively limited. Traditionally, Intel followed the Integrated Device Manufacturing (IDM) model, producing a limited range of products. This approach differs significantly from the wafer foundry model, which involves manufacturing a diverse array of products for various clients. Consequently, Intel faces a steep learning curve in adapting to the complexities and demands of the foundry business. To help customers swiftly adopt Intel's 18A process for designing superior chips, Intel released the 18A Process Design Kit (PDK) 1.0 in July 2024. This kit provides access to the advanced RibbonFET Gate-All-Around (GAA) transistor architecture and the PowerVia backside power delivery technology, enabling customers to leverage these innovations in their Intel 18A designs for improved performance and efficiency. Intel 3 has been successfully deployed in next-generation processors such as Emerald Rapids and Sierra Forest, showcasing its cutting-edge capabilities in high-performance computing. Meanwhile, Intel 18A has garnered significant attention from leading technology companies, with Microsoft and other major IC design firms expressing strong interest in leveraging this node for their innovative product developments. Intel plans to start producing the 18A wafers in 2025 for the Panther Lake and Clearwater Forest chips, integrating advanced RibbonFET and PowerVia technologies. RibbonFET, a type of GAA transistor, improves power efficiency, enables greater miniaturization of chip components and significantly reduces current leakages. PowerVia, a type of backside power delivery method, moves the power supply network from the front side of the wafer to the back, separating power supply and signal paths to avoid interference with each other. This can improve power supply efficiency and free up space on the front of the wafer, increasing transistor density. Additionally, to address the growing demand for chiplets in the AI era, Intel has developed next-generation advanced packaging technologies, including Embedded Multi-die Interconnect Bridge (EMIB) and Foveros Direct 3D. These innovations enable customers to achieve greater density and improved power efficiency, ensuring the continued advancement of Moore's Law. Intel’s Clearwater Forest is the first chip to extensively use RibbonFET, PowerVia, and Foveros Direct 3D packaging technologies, significantly ahead of its competitors. Meanwhile, Panther Lake is a key client CPU product following Lunar Lake and Arrow Lake. Panther Lake is expected to enter the market in 2025, featuring high TOPS NPU cores, which are crucial in the Generative AI PC competition.   Challenges: To reclaim its former glory, Intel must overcome numerous challenges with its new wafer manufacturing technology.

• The rapid advancement of technology can lead to suboptimal yield rates, which in turn increases costs. Although this is manageable in the IDM model, it poses a significant challenge in the foundry model. In the foundry model, yield is critical because the wafer owner is the customer. Low yields translate directly to higher costs for the customer, who must absorb these additional expenses.
• Employing multiple new technologies simultaneously can provide Intel a significant edge over competitors. However, this approach also introduces potential challenges in integration, making it difficult to pinpoint and resolve issues.

Related Posts:

• Intel Enters $90 Billion Foundry Business with IDM 2.0 Strategy
• Intel’s 14th-gen ‘Raptor Lake Refresh’ Processors Offer up to 6GHz Clock Speeds, Wi-Fi 7, AI-guided Overclocking, and More
• Global Semiconductor Revenues Decline 8.8% in 2023; AI Promises Gains in 2024
• The CHIPS Act and its Impact on the US Foundry Industry

Related Reports:

• Quarterly Foundry Market Update, Q1 2024
• Foundry Revenue & UTR by Node Tracker, Q1 2024
• Foundry Wafer Capacity by Node Tracker, Q1 2024
• Foundry Industry Q1 2024 Wrap: Future Prospects Amid Signs of Recovery
• Foundry Wafer Demand from Top 6 Chipmakers, June 2024
• Foundry Wafer Demand by Global Top 2 Foundries, June 2024
• Foundry Wafer Demand Forecast by Applications, June 2024